Ambient and cryogenic temperature testing of a 32-channel CMOS multiplexer by Lee, J. H.
i1
YYy3b^^
NASA Technical Memorandum 84385
NASA-TM-84385 19830023686
Ambient and Cryogenic
Temperature Testing of a
32-Channel CMOS Multiplexer
J.H. Lee
v
July 1983 U1
,1988
L_ANGLEY RrSEARCH CENTER
LIBRARY, NASA
HAMPTON, VIRGINIA
NASA
National Aeronautics and
Space Administration
https://ntrs.nasa.gov/search.jsp?R=19830023686 2020-03-21T03:29:24+00:00Z
NASA Technical Memorandum 84385
Arrbl ient and Cryogenic
Tem r%erature Testing of a
32-Channel CMOS Multiplexer
J. N. Lee, Ames Research Center, Moffett Field, California
NASA
National Aeronautics and
Space Administration
Ames Research Center
Moffett Field. California 94035
08'3-^t95j4t-
TABLE OF CONTENTS
Page
SUMMARY.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 1
1. INTRODUCTION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 2
2. DESCRIPTION OF THE CMOS MULTIPLEXER	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 2
3. CMOS	 MULTIPLEXER OPERATION	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 2
Input	 Circuit
	
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 3
4. CMOS MULTIPLEXER EXERCISER/DRIVE ELECTRONICS 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 3
5. DRIVE	 ELECTRONICS	 NOISE	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 4
Test	 Setup	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 4
Results	 Before Modification 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 4
Results	 After	 Modification	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 5
Amplifier Bandwidth Adjustment 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 5
6. SINGLE-CHANNEL COMMERCIAL CMOS CHARACTERIZATION . 	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 6
Test	 Setup	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 6
FET
	
Channel	 Gain	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 7
Leakage	 Current	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 7
Noise.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 8
7. CMOS MULTIPLEXER:	 ORIGINAL DRIVE ELECTRONICS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 8
Output	 Waveform	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 8
FET
	
Channel
	
Gain:	 Static	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 8
FET
	
Channel	 Gain:	 Dynamic	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 9
Leakage
	 Current	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 10
Electrical	 Crosstalk	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 10
Noise.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 11
8. CMOS MULTIPLEXER:	 MODIFIED DRIVE ELECTRONICS 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 12
Output	 Waveform	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 12
Static	 Noise	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 12
Dynamic Noise	 .	 .	 . 14
Noise Dependence on Clock Frequency (Room Temperature) 	 .	 .	 .	 . .	 .	 15
Noise Dependence on Temperature 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 16
9. CONCLUSIONS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 17
10. RECOMMENDATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 	 17
REFERENCES . . .	 .	 .	 .	 .	 .	 .	 .	 . . . . .	 . . . .	 . . . . .	 . . .	 .	 . .	 .	 .	 .	 18
TABLES .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 20
FIGURES	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 24
iii
SUMMARY
A 32-channel C:fOS multiplexer was tested at room temperature and at liquid-
helium temperature (4.9 K). Voltage gain of the FET input stage, leakage current,
electrical crosstalk, and noise as a function of clock frequency were measured. The
voltage gain measured at 4.9 K was slightly higher than that measured at 300 K and
was independent of clock frequency at both operating temperatures. The off-channel
leakage current was 0.23 pA/channel at 4.9 K. Electrical crosstalk between adjacent
channels (one on, one off) was quite low. The spot noise at 10 Hz (7 uV/V'Tz-), of
the CMOS multiplexer operating in the static mode did not vary significantly with
operating temperature. In the dynamic mode (3.2-kHz clock) at room temperature, the
spot noise at 10 Hz was substantially hi gher than that measured in the static mode.
1. INTRODUCTION
Although the advantages of having a large number of infrared detectors on the
focal plane of an infrared telescope have long been recognized, efficient signal-
processing methods for a large number of channels still must be developed. As an
example, the multiple-instrument chamber (MIC) of the Shuttle Infrared Telescope
Facility (SIRTF) will provide a cryogenically cooled environment for a maximum of
six science instruments for astronomical observations (Shuttle Infrared Telescope
Facility, Phase A Concept Description, SIRTF Study Office Report, NASA Ames Research
Center, Moffett Field, Calif., Aug. 1981). The maximum number of wires between the
cold MIC and the warm instrument electronics compartment is to be limited to 1,000,
and experience has shown that a minimum number of wires should be brought out of the
focal plane. Since several science instruments may require multielement detector
arrays or many discrete detectors, on-focal-plane signal processing would have an
important role in simplifying the SIRTF system.
Operating under the low background environment of SIRTF, the state-of-the-art
infrared detectors are required to have very small noise-equivalent-power (NEP). So,
besides possessing the desirable multiplexing capability, the on-focal-plane signal
processing unit should have relatively low noise so that the low-level signals from
the infrared detectors can be multiplexed out without any significant degradation.
In order to evaluate the merit of the CMOS multiplexer (MUX) in low-level signal
processing, the noise performance of the CMOS MUX should be better than or comparable
to that of a single p-channel MOSFET (ref. 1), a silicon JFET (ref. 2), or a germa-
nium JFET (ref. 3). However, relatively "noisy" multiplexers may still be used to
satisfy the less stringent requirements of "housekeeping" data processing.
Various CMOS analog multiplexers have been fabricated and subjected to electri-
cal and environmental testing at room temperature and at elevated temperatures. For
example, the 8-channel and the 16-channel CMOS analog multiplexers were designed to
be used in high-reliability flight equipment (refs. 4,5). In addition, CMOS mono-
lithic chips have been designed to be used as storage elements and shift registers
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in the central processing unit of a digital computer (ref. 6). Previous applica-
tions of CMOS multiplexers have encompassed verifications of the CMOS multiplexer,
but only when it was operating at room temperature and at elevated temperatures
(125°C). Therefore, it is the purpose of this program to understand and demonstrate
the performance of the 32-channel C`10S MUX operating at cryogenic temperatures.
The 32-channel CMOS MUX tested in this program was designed and developed by
the Irvine Sensors Corporation (formerly, Carson Alexiou Corporation), Costa Mesa,
California. This device was designed to operate at temperatures down to about 4 K.
The input circuit of each CMOS channel consists of a detector and a load resistor
connected to an FET input amplifier.
Under contract to Ames Research Center (NAS2-10136), Irvine Sensors Corporation
designed, fabricated, and tested Si:Ga infrared detector assemblies for infrared
astronomical applications. The CMOS MUX, developed by the contractor under a sepa-
rate program, was included as the on-focal-plane signal processing unit for one of
the three detector assemblies that were delivered. The CMOS multiplexer approach
was selected because of its lower cost and potentially lower noise and power dissi-
pation relative to the commonly used charge-coupled device (CCD) multiplexer.
The objective of the in-house measurements at Ames Research Center was to
investigate the noise levels, frequency limits, and temperature effects on the
32-channel CMOS MUX. Measurements were made of (1) the MUX exerciser/drive elec-
tronics noise (as a function of clock frequency), (2) single-channel commercial CMOS
characteristics, (3) 32-channel CMOS MUX output waveform, and (4) input FET channel
gain, leakage current, electrical crosstalk, and noise (as a function of clock fre-
quency). The room-temperature measurements were completed; however, more testing is
needed to verify the noise results at liquid-helium temperature and another interme-
diate temperature.
The author wishes to thank C. McCreight and J. Goebel of NASA Ames Research
Center for their valuable support and suggestions; L. Wall and S. Clark of Irvine
Sensors Corporation for technical consultations; and C. Willison of Lockheed Missiles
and Space Company for her remarkable effort on wire bonding. The author is also
indebted to P. Stafford, T. Matsumoto, C. Mina, and M. McKelvey, Ames Research Center,
for their technical assistance.
2. DESCRIPTION OF THE CMOS MULTIPLEXER
The CMOS MUX was designed to multiplex 32 low-level analog input signals to a
single analog output. The CMOS MUX chip layout is shown in figure 1. The device
contains 32 analog inputs, a trigger-in (TGIN) and a trig ger-out (TGOUT) line,
clock (CLK), power (V+) and ground (V-) lines, voltage-mode output line (Vout)5 and
a current-mode output line (Iol). The analog input circuit of each CMOS channel con-
sists of an FET amplifier.
3. CMOS MULTIPLEXER OPERATION
Before the TGIN pulse is applied, the internal clock line (CLK) is disabled
and the Iol line is an open circuit. After the device is triggered, the clock
pulses condition the address inputs (V SX) to select sequentially each of the CMOS
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channels for signal output. With the addition of an external-source resistor (Rs),
signals in the form of current proportional to the output voltage of the input FET
will be buffered and sent out to the warm amplifiers via the I o l line. The
sequence of operation is shown in the CMOS MUX timing diagram (fig. 2).
To increase the number of available analog inputs, several multiplexers may be
operated in tandem by connecting the TGOUT of one MUX to the TGIX of another MUX.
After selecting the last channel in the last MUX of the chain, a TGOUT pulse is
generated. The Iol line becomes an open circuit, and the internal counter is reset
and the internal clock is disabled.
Input Circuit
A block diagram of three typical CMOS channels and their input circuits is
shown in figure 3. In our experiment, 3 of the 32 CMOS channels had input circuits
connected. The input circuit of one of the "active" channels consisted of a Si:Ga
detector and a 10 10 -Q load resistor. Each of the other two "active" channels
included a pair of Eltec resistors (10 12
 n) in the input circuit. This voltage
divider provided the gate bias voltage to the input FET, or alternatively, a bias
voltage could be applied directly at the gate.
Figure 4 shows the layout of the Si:Ga infrared detector assembly with the
input FETs and the LfOS MUX fabricated together as the preamplifier/signal-processing
unit. In this figure, only one channel is shown connected to a detector and load
resistor.
4. CMOS MULTIPLEXER EXERCISER/DRIVE ELECTRONICS
When the CMOS channel is turned on, the FET in the input circuit acts as a
source-follower amplifier. Using an externally controlled CMOS switch for manual
clocking, all CMOS channels can be turned on individually and kept on one at a time;
this is referred to as the static mode. The I ol line is grounded and the output
circuit is connected to Vout (shown in fig. 3). Dynamic mode refers to the clock-
ing of the CMOS MUX with a pulse generator at various desired clock frequencies.
In this mode, the Iol line is connected to the virtual ground input of an inverting
operational amplifier. The output signal is then processed through a second- and a
third-stage operational amplifier, a fast sample and hold, and a slow sample and
hold (S/H). The fast S/H "digitizes" the analog output signal from the third-stage
operational amplifier. While the output signal of each CMOS channel is being held
by the fast S/H, the slow S/H, together with a thumbwheel switch, is used for
demultiplexing the output signal of each channel. Figure 5 shows the block diagram
of the CMOS MUX exerciser/drive electronics.
Initial noise measurements on the CMOS MUX operating with its drive electronics
showed the noise to be dominated by the drive electronics noise. Large-amplitude
noise was found on both the signal lines and the power lines; shields on the coaxial
cables were not connected properly. The MUX exerciser/drive electronics was then
modified. The main feature of the modification was that the analog and digital
sections were put on separate printed circuit boards. Each had a separate ground
line. A battery power supply was used to operate the analog and digital sections
to avoid 60-Hz interference. Optoisolators were used between the digital and analog
sections to control the sample and holds.
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5. DRIVE ELECTRONICS NOISE
Test Setup
The test setup for the drive electronics noise measurement is shown in figure 6.
A Wavetek wave generator was used to provide clocking for the CMOS MUX. The value
of the drive electronics input resistor Rp was selected to simulate the input FET
channel resistance of one of the 32 CMOS TUX channels. The effective first-stage
gain (from Rp to the output of the first-stage operational amplifier) could be
arbitrarily chosen by using appropriate values for RU and the first-stage feedback
resistor. An offset potentiometer in the circuit was used to zero the output voltage
of the first stage operational amplifier before each noise measurement. The limiting
amplifier bandwidth in the drive electronics was 17.7 kHz at the first stage. Noise
from the slow sample and hold output was fed into the Ithaco 1201 low-noise preampli-
fier. The drive electronics noise was amplified above the noise floor level of the
Nicolet Model 446A FFT spectrum analyzer. The spectral noise voltage density was
than plotted with a HP 7004A X-Y recorder, and the plotted spectral noise voltage
density was gain-corrected and referred to the grounded input of the RQ resistor.
Results Before Modification
The static noise of the drive electronics was measured at the third-stage oper-
ational amplifier out put (fig. 7). The input-referred noise spectrum contained 1/f
and 1/T noise components, probably a result of amplifier output drifts. The drive
electronics noise level should be dominated by the first-stage operational amplifier
(OP 08) with spot noise of 22 nV /Y'gz- at 10 Hz (from PMI Databook). As we can see
from figure 7, the static noise of the drive electronics is about 10 times higher
than expected.
The spectral noise voltage densities of the MUX exerciser (drive electronics)
for clock frequencies of 2.5 kHz, 5 kHz, and 25 kHz are shown in figures 8, 9, and
10, respectively. A. common characteristic of these noise spectra is the (sin x)/x
minima, located at the sampling frequency f s and at the multiples of f s . For
this MUX exerciser, the sampling frequency is defined as
f s = f c /40
	 (1)
where f c is the frequency of the clock pulses fed into the MUX by the exerciser.
The internal counter of the CMOS MUX resets after 40 clock pulses. The spikes seen
at the (sin x)/x minima are due to pickup from 60-Hz ripples aliased into the
Nyquist bandwidth of the sample and hold circuits.
The fast S/H in the MUX exerciser samples the analog output from the third-
stage operational amplifier and holds the sampled output amplitude from each MUX
channel until it is updated 1/f s seconds later. Meanwhile, the noise level or
signal at each channel can be measured from the slow S/H output. According to
reference 7, convolving the Fourier transform of an infinite-length sample with a
"boxcar" (sin x)/x function is equivalent to having a sample of finite record
length. So, the output waveform has the form
Vn (f) = En (f)sin(nf/f s )/(1rf/f s )
	 (2)
Vt
where En (f) is the spectral noise density. The broadband rms noise amplitude in
the frequency range from 0 to f s
 is
1/2
VnRMS - f0 f s [E n (f)sin(nf/f s (Trf/f s )] 2 df	 (3)
Results After Modification
The spectral noise densities of the modified MUX exerciser/drive electronics
are shown in figures 11 and 12. Operational amplifier noise (fig. 11) at 10 Hz was
reduced to 50 nV/Y'Tz. In Figure 12, the spot noise at 10 Hz seemed to be about
600 times lower than the noise level before modification (fig. 9). However, the
total amplifier gain in figure 9 was only 5, whereas the total amplifier gain in
figure 12 was 10,000. This led us to believe that in figure 9, the inherent noise
in the operational amplifiers was not raised sufficiently above the inherent noise
in the fast and slow sample and holds. The gain-corrected, input-referred noise
level shown in figures 8-10 may have included S/H noise, as well as operational
amplifier noise.
Amplifier Bandwidth Adjustment
It is significant that for the same amplifier bandwidth, the white-noise portion
of the spectral density is inversely proportional to the clock frequency, fc (ref. 8).
Since sampling transposes the total noise power into the baseband (0 - fc/2), a sys-
tem operating at a higher clock frequency will have a lower spectral density. This
can be verified in figures 8-10 where the limiting amplifier bandwidth used was
17.7 kHz for all three cases. However, it will be shown in the following explanation
that the required amplifier bandwidth for a given sample and hold accuracy is pro-
portional to the clock frequency. So, the white-noise portion of the spectral den-
sity might be independent of clock frequency if the amplifier bandwidth were adjusted
accordingly.
Sketched below are the amplifier analog output signal Va and the sample and
hold output signal Vs.
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We know that Va = V(1 - e-t/T ) and that Vs = V(1 - E), where V is the maximum
amplitude of the analog signal, T s is the sampling time interval, T is the RC
time-constant of the amplifier, and E is the accuracy. Setting V a = V s , we have
t/T = -in E	 (4)
We need to determine the required amplifier bandwidth, ^f = 1/(277) so that the
desired accuracy can be achieved. For t = T s = 1/f s = 40/fc, we get
T = 40/(-f c In E)	 or	 Lf = (-f c In e)i(807)
	
(5a)
Equation. (5) determines the appropriate amplifier bandwidth for a given clock fre-
quency and accuracy. The fast S/H (Teledyne Philbrick 4855) that we used in this
experiment has an accuracy of 0.01% for frequencies up to 194 kHz. So equation (5)
becomes
Af = 0.0366 fc = fc/27.3
	 (5b)
However, the cutoff frequency of the amplifier according to equation (5b) is greater
than the sampling frequency (f s = fc/40), and some information may become lost owing
to aliasing error. Therefore, it is preferable to place a low-pass filter with a
cutoff frequency equal to one-half the sampling frequency at the input of the sample
and hold. If, for example, the detector signal is chopped at a maximum rate of
20 Hz, then, using a low-pass filter implies that the multiplexer must operate at
clock frequencies greater than or equal to 5 kHz (see fig. 9) to avoid signal
attenuation.
It should be noted that the cutoff frequencies of the amplifier used throughout
the experiment were larger than the sampling frequency. We know that the cyreater
the amplifier bandwidth, the greater the total output noise. If we assume that the
voltage gain is unchanged, and the amplifier bandwidth for each clock frequency is
the same as the sampling frequency, then the "corrected" spot noise at 10 Hz
extracted from figures 8-10 appears to be independent of the clock frequency (see
table 1). The white-noise portions of the noise spectrum, after correction, are
4.37 uV/^, 5.14 uV/^, and 4.79 1,iV/ Hz for clock frequencies of 2.5 kHz, 5 kHz,
and 25 kHz, respectively.
6. SINGLE-CHANNEL COMMERCIAL CMOS CHAFti^CTERIZATION
Test Setup
The 32-channel CMOS MUX was fabricated with units virtually identical to a com-
mercial CMOS package. One CMOS unit and an FET input stage were connected and
tested on a breadboard. The setup is shown in figure 13. Two 1-1l resistors were
used to simulate a load resistor and a detector at the input of the FET amplifier.
The substrates of the p-channel MOSFETs were connected to the source of the p--channel
MOSFETs (Vout) and those of the n-channel MOSFETs were also connected to the source
of the n-channel 'MOSFETs (Vss). Gain and noise measurements were made in the source-
follower mode with V ss grounded and output obtained at V out .
 
The on/off operation
of the CMOS was controlled by the applied voltage at Vsx, either 10 V or ground.
The current measured at V ss with a Keithley 601B electrometer connected in series
to the CMOS channel is the leakage current of the CMOS when it is turned off. All of
the measurements were done at room-temperature.
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FET Channel Gain
The FET channel gain or voltage gain of the FET amplifier was obtained from
the slope of the Vout versus Vgate plot in figure 14. The device was linear for
0.5 V < Vgate < 7.3 V. The average voltage gain was calculated to be 0.80. The
voltage gain of a source-follower amplifier circuit can be represented by (ref. 9)
A = Vout /Vgate - L(am + jwCsg)Rs ]/[l + (gm + gds + JwC sg ) Rs ]	 (6)
where gm is the FET channel transconductance, Csg is the gate-to-source capaci-
tance, gds is the drain-to-source shunt conductance, R s is the source resistor,
and w is the angular frequency.
At low frequencies or for the static case, the gain is, approximately,
A = ( aMRs
 
Ml + ( gm + ads)RsI
	
(7)
Since gds , the drain-to-source shunt conductance, is usually small, we see that A
approaches unity as Rs
 becomes very large. However, R s is usually selected for a
desired range of linearity of the input/output characteristics. If we neglect gds,
using A = 0.8 and Rs
 = 10 k2, the FET transconductance is calculated to be 400 umho.
The transconductance gm
 varies with the difference between the gate voltage
and the threshold voltage. However, the effect of g m
 on A is only minor. The
gate voltage VQ
 was varied from 0 V to 6.85 V for the linear re gion in figure 14;
the measured drain current varied from 600 uA to 100 uA. The manufacturer of the
commercial CMOS states that gm = 400 =ho at 100 uA drain current. (Personal com-
munication from L. Wall, Irvine Sensors Corporation, Costa Mesa, Calif.) Then, for
the device operating in the saturation region, g m = 0.04 Y"I—DS (see Static Noise,
sec. 8). So, for the linear region in figure 14, the FET channel gain A only varied
from 0.91 (at Vg = 0 V) to 0.8 (at V o = 6.85 V).0
The voltage gain can be indirectly attenuated by a "body effect" parameter
(ref. 10) which seems to depend on the source-substrate reverse bias voltage; its
value is no greater than 1. Normally, an FET with zero source-substrate bias would
result in a lowest threshold voltage at a given operating temperature. So increasing
the magnitude of the source-substrate bias tends to increase the threshold voltage
Vth of the FET. Since gm is proportional. to (V gs - Vth), applying a source-
substrate bias will give a smaller gm at the same Vos. Consequently, gain A
will be smaller if there is a source-substrate bias. For the 32-channel CMOS MUX,
the substrates of all the MOSFETs were not connected to the source.
Leakage Current
The drain currents through the input FET were measured for different gate volt-
ages when the CtifOS unit was turned on. The measured drain currents varied from
1.5 uA (at V, = 8.7 V) to 600 pA (at Vo = 0.01 V). The drain current IDS
decreased from 1.8 nA at V o = 9V to 15 pA for Vg > 9.5 V. This demonstrated the
input FET cutoff condition when IVgsl was less than the threshold voltage; (Vthl
was estimated to be about 1 V at room temp erature. The current measured with
Vg
 > 9.5 V could be considered as the subthreshold current.
When the CMCS unit was turned off, the measured leakage current through the off
channel was 1.7 pA. From the manufacturer's specification (ref. 11), the typical
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device quiescent direct current is about 5 nA for three CMOS pairs. The measured
value is about three orders of magnitude lower than the manufacturer's specification;
there is no plausible explanation for this discrepancy.
Noise
The spectral noise voltage density of the commercial CMOS single-channel simula-
tion (one CMOS unit and an input FET) is shown in figures 15 and 16. The spot-noise
level appeared to be higher when the CMOS channel was turned on. (fig. 15). Most
likely, the input FET contributed additional noise when the CMOS was in this state.
The noise voltage varied (as 1/v) from 2.5 Hz to 13 Hz when CMOS was on and from
2.5 Hz to 25 Hz when it was off.
7. CMOS MULTIPLEXER: ORIGINAL DRIVE ELECTRONICS
Output Waveform
The multiplexed output waveforms of the three active channels, 18, 19, 20, are
shown in figures 17(a), 17(b), and 17(c), respectively. The measurements were made
at room-temperature and the clock rate was 5 kHz. A bias voltage of 3.84 V was
directly applied at the gate of each of the active channels. The output waveform
was obtained at Vout with Vss grounded (voltage mode). The "fixed pattern" noise
of the "inactive" channels is quite evident in figure 17. The gates of the "inactive"
channels were neither biased nor grounded.
The MUX output waveform operating at 4.9 K is shown in figure 17(d). The
"fixed-pattern" noise seems to be less than that at room-temperature. It is peculiar
that the overall output levels of the inactive channels tended to slope down from
both sides toward the three active channels. This is not noticeable in the room-
temperature output waveforms.
The response of the "active" channel source-follower output Vout to changes
in the gate voltage was dependent on the RC time-constant. We see (refer to fig. 20)
that R would be the effective resistance of R D and RL at the input FET gate
and C would be the input capacitance of the FET. For channels 18 and 20, R D and
RL were approximately equal (of the order of 10 11 to 10 12 Q). Therefore, the maxi-
mum applied gate voltage would be about 5 V from a 10 V bias. In order to get a
gate-voltage range of 0 to 10 V, we either connected a bias supply directly to the
gate or connected a 1-MSQ resistor in parallel with the resistor RD. The bias supply
reduced the effective resistance at the input FET gate; however, a lead which had to
be brought out from the gate to the bias supply circuit contributed extra capacitance.
Nevertheless, the response time was still very short, If bias voltage was applied
across both the RD and RL without employing the aforementioned biasing schemes,
the RC time-constant would certainly increase.
FET Channel Gain: Static
For the static mode, both do and ac methods could be used in measuring the FET
channel gain or voltage gain A. In the do method, A is defined as AVout/AVoate-
So, varying the gate bias voltage by a small amount will produce a proportional change
at the source output of the input FET amplifier; Vout could then be monitored using
either an oscilloscope or a voltmeter. For the ac method, we could set a do gate bias
voltage and simultaneously apply a small sine wave at the gate of the input FET. As a
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result, A could be calculated from the ratio of the peak-to-peak Vout to peak-to-
peak Vgate-
As mentioned previously (FET Channel Gain), the effect of gate bias voltage on
the voltage gain is rather insignificant, and the average voltage gain for different
values of Vgate was calculated from the slope of the linear re g ion of the best-
fitted curve in figure 18.
The room temperature FET channel gains for channels 18 and 19 with a 10-kE^
source resistor were calculated to be 0.53 and 0.49, respectively. This result is
lower than the voltage gain of the input FET for the single-channel commercial CMOS
by about 36%. We can estimate the "body effect" parameter to be 0.64. Since the
substrate and the source of the input FET were not tied together, we expect that A
would be somewhat reduced by the "body effect." We also notice that channels 18 and
19 were linear over the range of gate voltages from 0 to 5 V, whereas the single-
channel commercial C.HOS was linear up to 7.5 V. If we consider that the cutoff
region occurs where the curves in figures 14 and 18 start to level off, we can esti-
mate the threshold voltages to be -1 V for the input FET used in the commercial CMOS
circuit, -0.67 V for channel 18, and -2.2 V for channel 19. However, the substrate
"body bias" effect should not be the sole cause of the discrepancy in V th ; differ-
ences in the charge concentrations in the surface states and oxide, and in doping
concentrations between the commercial CMOS and 32-channel CXOS MUX, might result
in different output characteristics.
The input FET amplifier channel gain for channels 18 and 19 of the CMOS ;4UX
operating at a temperature of 4.9 K was calculated to be 0.63 (fig. 18). The linear
region spanned from gate voltage of 0 to 8 V, and Vth was estimated to be -1.9 V.
The magnitude of Vth increases as temperature decreases. For nonpolar semiconduc-
tors, such as Si, the mobility of the carriers u varies as T-312 (ref. 12).
Since the transconductance g m is proportional to the effective surface mobility
un (where, un = 1%2 u at room temperature) and (V gs - V th), the increase in un
at low temperature offsets the decrease in (V os - Vt ), causing gm to increase. It
has been observed that at 4.2 K, the channel Kole mobility is 3 to 4 times greater
than that at room temperature, and the transconductance increases correspondingly
(ref. 13).
Figure 19 shows a plot of Vout versus Vgate for different values of source
resistance Rs . As mentioned in section 6 (FET Channel Gain), we find that the
FET channel gain increased as RS was made larger. Notice that different MUX
channels (20-22) were used in the measurement because of broken signal wires to the
gate contacts of channels 19 and 20.
FET Channel Gain: Dynamic
The input FET channel gain could also be measured when the = is operating in
the dynamic mode. The FET channel gain was again measured using the do method. As
in the static mode, a change in the gate voltage resulted in a proportional change
in the source voltage Vout, Rather than having a constant do level at Vout^ as
in the static mode, the output waveform was similar to that shown in figure 17 when
the source output voltages of the 32 channels were multiplexed out. However, only
the active channel in the MUX would respond to the gate voltage. As the clock fre-
quency was decreased to less than 32 Hz, a storage oscilloscope was required to
measure the output source voltages. This sometimes led to inaccurate readings off
the oscilloscope.
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Output characteristics, Vout versus Vgate5 of channels 19 and 20 were mea-
sured at room temperature with R s
 = 10 k2, for clock frequencies of 4,800, 480, 48,
and 4.8 Hz. The results were not significantly different from the static case, as
shown in figure 19.
The average FET channel gain of channels 18 and 19 operating at T = 4.9 K and
at clock frequencies of 3,200, 320, 32, and 3.2 Hz, was calculated to be 0.60
(fig. 18). This value is not much different from that obtained in the static mode.
From this we can conclude that the FET channel gain is slightly higher at liquid-
helium temperature, but it is independent of clock frequency.
Leakage Current
The MUX leakage current was measured at room-temperature and at 4.9 K. Two
different methods were used. In both cases, a CMOS switch was used to manually clock
past all 32 channels of the MUX, thus ensuring that all the channels were turned off.
One method was to measure the voltage drop across the source resistor R s (with a
Keithley 601 electrometer). Assuming that all 32 channels leak evenly, the leakage
current per channel is defined as iL
 = aV/(32Rs ). This method measured the junction
leakage current across the input FET amplifier and the p-channel MOSFET of the CMOS
unit. The second method used was to connect the electrometer in series with the
n-channel MOSFETs at the point Vss (fig. 20). The leakage current per channel is
obtained by dividing by 32, the current measured directly with the electrometer.
This method measured the leakage current of the device that was off, the n-channel
MOSFET. At room-temperature, the leakage current was 3.2 uA/channel for the first
method and 0.9 uA/channel for the second. This is quite comparable to the maximum
limit (1 uA at 25°C) as specified by the manufacturer of the commercial CMOS
(ref. 11). At T = 4.9 K, the leakage current was 61 nA/channel for the first
method and 0.23 pA/channel for the second. The wide discrepancy in the results
obtained by the two methods is still unresolved.
Electrical Crosstalk
The electrical crosstalk measurement was designed to determine how the input
signal at an off channel would affect the output signal from an adjacent on channel.
This test was performed in the static mode with one channel turned on and the others
turned off. A small-amplitude sine wave was applied at the input FET gate of the
off channel. The crosstalk voltage was then measured at Vout of the on channel
with an oscilloscope. Channel 20 was turned on and the input FET was biased to
about 100-WA drain current. The measured crosstalk from channels 18 and 19 at
room-temperature operation was about 0.2%. The crosstalk was defined as the ratio
of the crosstalk peak-to-peak voltage to peak-to-peak voltage of the input sine wave.
Later, a similar crosstalk measurement was done using a Nicolet 446A spectrum
analyzer instead of an oscilloscope. First, the spot-noise voltage (V//Hz) at 20 Hz
was measured at Vout of the on channel with a 20-Hz sine wave applied at the gate
of the off channel. Then, the spot-noise voltage at 20 Hz was measured at Vout of
the on channel with the same sine wave applied at the gate of the on channel. The
ratio of the two values obtained was defined as the electrical crosstalk. Channel 18
was turned on, and the Vgs was about -4.5 V. The crosstalk from channels 19 and 20
was measured to be 0.55% with the MUX cooled to 4.9 K. The set of crosstalk measure-
ments at room temperature and at 4.9 K was not completed.
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It is conceivable that electrical crosstalk can be measured with the MUX oper-
ating in the dynamic mode. Similarly, we would apply a sine wave at the gate of one
channel and measure the crosstalk from the slow S/H output of an adjacent channel.
Again, we can monitor the crosstalk voltage with either an oscilloscope or a spectrum
analyzer. However, this set of measurements was not performed.
Noise
Figure 20 depicts the noise test setup for the CXOS MUX operating in the dynamic
mode. For the noise measurement of the CMOS MUX operating in the static mode, the
Nicolet spectrum analyzer was connected to Vout, as shown in figure 20. Since we
wanted to measure the spectral noise density referenced to the gate of the input FET
amplifier, we had to determine the effective first-stage operational amplifier gain
G in the analog circuit. Gain G was measured with the MUX operating in the static
mode. By imposing a sine wave at the input FET gate of an active channel and measur-
ing the first-stage operational amplifier peak-to-peak output voltage, G was deter-
mined from the ratio of the first-stage output p-p voltage to the applied p-p
voltage at the input FET gate. By offsetting the do voltage at the first-stage out-
put to ground, we determined the current flowing through the summing junction at
Vss , which was equivalent to the drain current IDS through the input FET. The
effective first-stage operational amplifier gain could be defined as follows:
G = R FBI /(1/gm + Rs )
	 (8)
where Rs
 is the source resistor and RFB1 is the feedback resistor of the first-
stage operational amplifier. The output impedance of the input FET when turned on is
1/gm.
Figures 21 through 24 represent the spectral noise density of channel 18 of the
MUX while operating in the static and dynamic modes at 4.9 K. The spot noise at
10 Hz is about 7 uV/ Hz (fig. 21). This value is within the range of 1 to 11 11V/ Hz
measured on a similar FET (ref. 14). The range of spot-noise values obtained was for
FETs with n-type substrate resistivity from 0.22 to 3.0 ohm cm. The substrate
resistivity of the CMOS MUX input FET amplifier is not available. The results from
figures 22 to 24 (dynamic mode) are unreliable because the noise levels measured on
the MUX exerciser/drive electronics later were found to be slightly lower than
those measured on the MUM. This implies that the`fUX exerciser contributed a sig-
nificant portion of the noise to those shown in figures 22-24. The noise spectrum
level of the MUX exerciser was found to be 3 times higher than when initially mea-
sured (see fig. 8). This difference was later traced to the noise pickups from the
drive electronics grounding problems and broken shield wires on the wiring harnesses.
Similarly, note that noise levels appeared to be higher as the clock frequency
decreased. However, as was pointed out in section 5 (Amplifier Bandwidth Adjustment),
spot-noise level should be independent of clock frequency if the warm amplifier band-
widths were adjusted accordingly. The static mode and the 3.2-kHz clock noise plots
of channel 18 exhibited 1/f and 1/ y/T components at low readout frequencies.
With the input FET gate voltage at 3.0 V, the measured effective first-stage
operational amplifier gain was 0.6. The drain current was calculated to be approx-
imately 14 uA, which indicated that the input FET was probably operating in the
neighborhood of the weak inversion region.
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8. CMOS MULTIPLEXER: MODIFIED DRIVE ELECTRONICS
Output Waveform
An attempt was made to minimize the fixed-pattern noise of the CMOS MUX by
stitch-bonding all the gates of the "inactive" channels together to a 10-V supply.
We would expect the output of the "inactive" channels to be at 9V. However, as seen
in figure 17(f), the output of the odd-numbered channels remained at 9 V while the
even-numbered channels were at 3 V. This inconsistency was later determined to be
caused by a bad channel, channel 32. It appeared that there was some kind of leak-
age which caused the gate of channel 32 to stay at ground potential. Therefore, the
output voltage of the even-numbered channels was at 3 V as shown. According to the
MUX chip channel layout as sketched below, all the channels should have been tied to
10 V. Somehow, the wire bond between pad l and pad 2 might not have been adequately
secured so that the top and bottom rows of CMOS channels were electrically isolated
from each other (see sketch below). Note that the output of channel 1.7 was affected
by leakage. However, when the MUX was cooled to 77 K, channel 17 behaved normally
(fig. 17(g)). Later, after repairing some broken wire bonds, channels 20, 21, and
22 were chosen to be the "active" channels instead of channels 18, 19, and 20.
1 r--,	 3	 5,
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Static Noise
For a MOSFET operating in the saturation region (IVDS I > IVgs - Vthl), the equa-
tions for the drain current TDS and the transconductance gm are given below
(ref. 10) :
IDS = ]I nCoZ(Vgs - Vth)2/(2L)
	
(9)
gm
 = u1Co Z(Vgs - Vth)/L
	
(10)
where un is the effective surface mobility, C o is the oxide capacitance, Z is
the channel width, and L is the channel length. Combining equations (9) and (10),
we get
gin 	 (2p nCo ZI
DS
/L) 1/2
	(11)
The manufacturer (Irvine Sensors Corporation) of the CMOS MUX quoted that
gm = 400 umho for I DS = 100 uA under room-temperature operation. Assuming that
u n and Co are constant with gate voltage, we get for the saturation-region operation,
gm = 0.04(l )1/2
	
(12)
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Actually, un is not constant, and this introduces second-order effects into
the MOSFET analysis (ref. 10). The surface mobility of the MOSFET is about one-
half the bulk mobility. For given device parameters, an increase in un will
increase IDS and gm . It is understood that un decreases as VQs is increased
above the threshold voltage Vth . This is due to the reduced scattering and strong
attraction of carriers at the silicon-oxide interface under high gate biases. The
surface mobility un reaches a maximum as the value of V s approaches the value of
V th . Then, un decreases drastically as I vgsl < l v thl
I
 , Aich is the weak-inversion
region. In this state, the MOSFET channel is weakly inverted because the surface
potential is less than the bulk potential.
y
	
	 In our experiment, I DS was obtained by noting the offset voltage required to
zero the first-stage operational-amplifier output. The drain current I DS is
defined as Voffset/Rofse (fig. 20). If the MOSFET was not operating in the lin-
ear or triode region ( VDS < I Vgs - Vthl), then gm could be calculated from ref-
erence 10. Also, gm could be obtained indirectly from the measured effective FET
channel to first-stage operational-amplifier gain G for a selected I DS . There-
fore, from equation (8),
	
gm = G/(RFB1
	
GRs)
	
(13)
Alternatively, measuring the FET channel or voltage gain A in the source-follower
mode would also give us gm
 from equation (7),
	
gm
 = A/[Rs (1 - A)]
	
(14)
Since the MOSFET transconductance is defined by
	
gm = (9IDS /9Vgs ) ,	 VDS = const
	 (15)
a more direct way of obtaining gm would be to measure the change in drain current
IDS for a minute change in Vgs, with VDS held constant. Although this method
seems to be more preferable to the indirect method, it was not used in the experi-
ment. A more accurate measurement technique can be used to determine both g m and
gd (drain conductance) in a single circuit. It is based on the principle of null
indication and, therefore, avoids the absolute measurement of the small input and
output signal voltages (ref. 15).
For room-temperature operation, gm was calculated from equation (13) to be
40 pmho after G was measured at I DS = 100 uA. This value was 10 times smaller
than the gm quoted by the manufacturer. However, the uncertainty of the second-
order effects in the device and the degree of accuracy of the indirect method make
the value of the calculated gm
 questionable. The transconductance gm at other
operating temperatures was not obtained.
Figures 25-27 present the spectral noise density of the "inactive" channels
(fig. 25), and "active" channels 21 (fig. 26) and 22 (fig. 27). All the measure-
ments were performed while the ZM was operating at room temperature and in a
static mode. In the static mode, noise was measured at the source of the input FET.
The measured spectral noise density from the spectrum analyzer output was gain
corrected, using the voltage gain A, and referred to the gate of the input FET
amplifier. In figure 25, channels 24 and 25 were the "inactive" channels tied to
0 and 10 V, respectively, at the gate. Since the FET channel gain A could not
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be measured, A was assumed to be 0.78 for both channels 24 and 25. The spot
noise for the inactive channels is about 3 to 4 times lower than that for the
active channels, This finding could not be ascertained because the FET channel
gains of channels 24 and 25 were not measured.
The calculated drain currents for the cases shown in figures 25-27 were all less
than 10 uA. Drain current I DS was calculated using equations (12) and (14). Typi-
cally, the measured value of Vth is based on a customary arbitrary value of ID
(10 uA). So, we can consider the drain current of the FETs operating in the weak-
inversion region to be less than 10 uA. Comparing the overall noise levels with
figure 15 (FET from commercial CMOS at IDS = 280 uA), we see that the noise of the
FET operating in the weak-inversion region is about 40 times higher than that oper-
ating in the strong-inversion region. According to Hosticka (ref. 16), white-noise
voltage spectral density of the MOSFET in the weak-inversion region is higher than
that in the strong-inversion region, and 1/f noise remains the same. In the
strong-inversion region, the white-noise component is due to the thermal channel
noise; in weak inversion, it is the shot noise caused by diffusion current (ref. 17).
Theoretically, we would expect to see the room-temperature Johnson noise of the
effective resistance (load resistor in parallel with the detector) at the gate of the
input FET circuit of each channel. However, as shown in table. 2, Johnson noise from
channel 21 is negligible in comparison with the FET noise. As for channel 22, the
noise bandwidth for the input FET circuit is so small that the Johnson-noise contri-
bution is insignificant.
Dynamic Noise
The following discussion and results on dynamic-mode noise measurements are
preliminary because of suspected noise coupling between the di g ital and analog sec-
tions of the 1HUX exerciser/drive electronics. Because of limited test time, this
uncertainty could not be resolved.
Spectral noise densities of the CMOS MliX operating at room temperature and at
3.2-kHz clock are shown, in figures 28 and 29. The waveforms have the characteristics
of a (sin x)/x function as expected. Before the noise measurements were made, the
effective FET-channel-to-first-stage gain G was obtained for channels 21 and 22 at
V,, between 0 and 8.2 V. Theoretically, G should vary with Vgs . However, since
tie high source resistance (100 kQ) reduced the drain-to-source current I DS , the
input FET was forced to operate in the weak-inversion region. It was found that the
measured G did not decrease noticeably as the magnitude of V gs was reduced.
Therefore, G = 60 for channel 21 and G = 77 for channel 22 were used to reference
the measured noise to the input FET operating at different V gs . The drain currents
IDS for channels 21 and 22 were 0.14 aA and 0.7 pA, respectively.
Figures 28 and 29 illustrate the effect of Vgs on the noise levels. However,
because of the inconsistency of the result between figures 28 and 29, we could not
suggest a relationship between the spot noise and Vos . For channel 21 operatina in
the weak-inversion region (fig. 28), the spot noise at 10 Hz is between 18 ;1V /•'Hz
to 40 uV/ 3Hz, or between 1.15 uV/ Hz to 2.56 PV/MHz if the amplifier bandwidth cut-
off is reduced to the value of the sampling frequency. Figure 29 shows the noise
level for the input FET operating in a cutoff mode (V gs > 0 V). Electrons accumulated
in the channel and no inversion layer was formed. The FET behaved as two p-n
diodes, shutting off the current flow through the channel. The expected noise
sources would be due to gate leakage currents. Theoretically, g m should be very
e
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low in the vicinity prior to cutoff. Therefore, the correct G to use would be so
small that it might even be difficult to obtain an accurate measurement of G with our
test setup. It was not clear what value of G should be used. As a result G = 77
was used for the Vvs = +1.0 V case. lie found that the noise in the FET cutoff casea
is limited by the grounded input noise of the drive electronics.
Notice that the grounded input drive electronics spot noise at 10 Hz is now
50 times higher (fig. 29) than that measured just after the drive electronics was
modified (fig. 12). The total amplifier system gain used now was 77 versus 10,000
for the case shown in figure 12. An initial attempt to explain this discrepancy
would be to claim that the system gain used in figure 29 was not large enough to
raise the noise at the input of the fast S/H sufficiently higher than the inherent
noise of the fast S/H. However, this was not the case because the gain enhanced
input noise to the fast S/H was 90 uV/ z at 10 Hz and the inherent fast S/H noise
was 25 pV/ Hz at 10 Hz. Subtracting off the contribution from the inherent fast
S/H noise would give us 86 uV/VU—z at 10 Hz; that is, the drive electronics might have
degraded with time.
Later, various source resistors less than 100 kSl were used in order to allow
the MUX to operate in the saturation region (10 pA < IDS < 400 pA). The effective
FET-channel-to-first-stage-operation-amplifier gain G was measured for each
selected IDS . As expected, G increases with IVgs l. Figure 30 illustrates the
linearity of the input FET for various combinations of source and first-stage feed-
back resistors. We see that using a 10-kZ source resistor provided the greatest
dynamic range and also enabled the FET to operate in the strong-inversion and satura-
tion region.
Figure 31 shows that the spectral noise density of the CMOS MUX (channel 21)
operating in the strong-inversion region is relatively independent of the drain cur-
rent and of VQs . The 1/f or 11 3f noise components are not noticeable in the
plot. The spo°t noise at 10 Hz is about 100 uV/ Hz, or 6.72 uV/Y'Tz if amplifier
bandwidth is reduced to 80 Hz (sampling frequency) (see table 3). In spite of the
higher grounded input drive electronics noise, the measured noise is still CMOS-MUX-
noise dominant.
Noise Dependence on Clock Frequency (Room Temperature)
Note that this CMOS MUX system has essentially two contributing noise sources,
namely, Johnson noise, owing to the effective resistance of R D and RL, and the
noise of the CMOS MUX. The bandwidth of the input FET circuit is 1/(27ReffC) where
Reff is the effective resistance and C is the FET input capacitance. Table 2
presents the bandwidths and Johnson noise of the input circuit at various tempera-
tures. The CMOS MUX noise spectrum has the characteristics of (sin x)/x minima,
and a white-noise portion at approximately f < f s /2 where fs is the sampling
frequency. If we assume that the CMOS MUX noise bandwidth is the same as the HUX
exerciser amplifier bandwidth, then the CMOS MUX noise bandwidth would vary as we
adjust the exerciser amplifier bandwidth accordingly with the clock frequency used.
The spectral noise densities for the CMOS MUX operating at various clock fre-
quencies are shown in figures 28 and 29 and in figures 32-37. Since the amplifier
bandwidth (BW) used (19.4 kHz) was larger than that required for each of the clock
frequencies used in figures 28 and 29 and 32-37, the measured in-band rms noise should
be reduced by a "bandwidth adjustment reduction factor" which we would define as
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[(BW from do to the sampling frequency)/(19.4 kHz)J1/2
A sample of the corrected spot noise at various readout frequencies for
channels 21 and 22 is shown in table 3. Spot noise measured at different clock
frequencies could only be reasonably compared if the readout frequency being con-
sidered is much less than the sampling frequency at which the (sin x)/x minimum
occurs. Therefore, from table 3, if we compare the 3,200-Hz case (fig. 29) with the
320-Hz case (fig. 33) at readout frequencies between 1 and 2.5 Hz, and the 32-Hz
case (fig. 35) with the 320-Hz case at readout frequency of 0.2 Hz, we find that the
corrected spot noise is independent of clock frequency.
Figures 38 and 39 show the reconstructed CMOS MUX noise spectra after the "band-
width adjustment reduction factor" was applied to the original noise spectra. For
channel 21 (with detector), Johnson noise from the effective resistance is still
negligible, and the white-noise components of the "bandwidth-corrected" CMOS MUX
noise spectra range from 1.16 uV/Ylli^z to 6.72 uV/ 3Hz (fig. 38). In particular, CMOS
MUX white noise appears to be independent of clock frequency. Figure 39 shows the
result of the "bandwidth-corrected" CMOS MUX white noise added in quadrature with the
effective resistance Johnson noise for channel 22. For the several cases illustrated
in figure 39, Johnson noise was negligible in comparison with the uncorrected CMOS
MUX white noise. The Johnson noise bandwidth was 0.10 Hz.
Next, we would like to compare the MUX spot noise in the static mode (fig. 27)
with that in the dynamic mode 3.2-kHz clock (fig. 29). The corrected spot-noise
levels from 0.25 to 10 Hz for the two spectra are tabulated in table 4 and plotted
in figure 39. Amplifier bandwidth was reduced to 80 Hz in both cases. The spot
noise for both plots is identical at 3.0 Hz. For readout frequencies greater than
3.0 Hz, the spot noise for the static mode becomes less than that in the 3.2-kHz-
clock case. In the dynamic mode, the fast Fourier transformation associated with
correlated sampling suppressed the low-frequency 1/f or 1/^f components (ref. 18).
Noise Dependence on Temperature
The spectral
MUX was operating
Figures 21 and 27
mode at 4.9 K and
the CMOS MUX oper
electronics might
(fig. 22).
noise density of the ML'X did not vary significantly when the
at different temperatures, namely, 4.9 K, 77 K, and 300 K.
show that the noise spectra of the MUX operating in the static
at 300 K are similar. We could not compare the noise spectra of
Sting in the dynamic mode at 4.9 K and at 300 K because the drive
have been too noisy when the MUX noise was measured at 4.9 K
The dynamic-mode noise levels
-
of the MUX operating at 77 K and at 300 K are
quite similar. For the same drain current of 0.79 uA (figs. 29 and 40), the
bandwidth-corrected spot noise at 10 Hz is about 2.1 uV//H—z for 77 K and 3 uV/ Hz
for 300 K (see fig. 39). With the MUX operating at 400-pA drain current (figs. 31
and 41), the spot noise at 10 Hz is 100 uV/AH_z_ or 6.72 uV/Y'Tz_ after amplifier band-
width correction (see fig. 38).
Notice that in the dynamic mode, the MUX spot noise at 10 Hz is higher for
operation in the strong-inversion region than it is for operation in the weak-
inversion region. The opposite effect was observed for the MUX operating in the
static mode (see Static Noise in sec. 8).
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9. CONCLUSIONS
Extensive measurements were made to evaluate the 32-channel CMOS MUX at room
temperature and at 4.9 K. The CMOS MUX was operated in the static mode and in the
dynamic mode. In the static mode, a selected channel of the CMOS `= was made to
turn on and remained on while other channels were turned off. In the dynamic mode,
external clock pulses were required to drive the CMOS MUX at various clocking
frequencies.
With the addition of a 10-k2 source resistor, the FET channel gain of the input
FET amplifier was measured and found to be 0.53 when operating at room temperature
and 0.63 when operating at 4.9 K. The FET channel gain did not vary significantly
with clock frequency when measured at different operating temperatures. The off-
channel leakage current of the CMOS at 4.9 K was 0.23 pA/channel. Electrical cross-
talk between adjacent channels was measured to be 0.55% at 4.9 K.
In the static mode, the spot noise at 10 Hz (7 uV/Y'Tz- or 0.45 uV/ VHz if the
amplifier bandwidth was reduced to 80 Hz) was about the same for both room tempera-
ture and 4.9-K operation. It was believed that for both cases, the input FET ampli-
fier was operating near the weak-inversion region. In the dvnamic mode, the spot
noise at 10 Hz measured at room temperature was 100 uV 1VH_z (or 6.7 uV/ 3Hz after
reducing the amplifier bandwidth to 80 Hz), which was independent of drain currents
(10 PA to 400 uA). The channel of the input FET amplifier was strongly inverted and
was operating .in the saturation region. Dynamic-mode noise results at 4.9 K were
not reliable for comparison. The actual dynamic-mode noise level at 4.9 K may very
likely be better than those presented in this report. We would expect the dynamic-
mode noise levels at 4.9 K to be at least as low as the room temperature or 77-K
case; actually, it is believed that it would be lower, if it were not limited by the
noise in the test equipment or external electronics.
The measurements show that the 32-channel CMOS MUX can be made to operate at
liquid-helium temperatures. Although the noise data for the 4.9-K operation are not
validated and the voltage gain is slightly low, this device has low off-channel leak-
age currents and low electrical crosstalk. Additional noise data are required in
order to assess the usefulness of the CMOS MUX for low-level signal processing. The
spot noise at 10 Hz of the CMOS MUX operating at 4.9 K in the static mode is about
10 times higher than that measured by Arentz et al. (ref. 1) and Sclar (ref. 14) on
a single-channel MOSFET. However, it is clear that the CMOS MUX can be used to
process "housekeeping" data.
10. RECOMMENDATIONS
In order to advance our understanding of the 32-channel CMOS MUX operation, it
is recommended that the following measurements should be made: (1) CMOS MUX dynamic-
mode noise at 4.9 K, (2) clock-frequency limitation of the C^SOS 1HUX, and (3) fre-
quency response of the input FET amplifier. The dynamic-mode noise should be spot-
checked to verify the bandwidth adjustment factor. Since on-focal-plane signal pro-
cessing at low temperature requires low power dissipation from the devices, FETs oper-
ating in the weak-inversion region would certainly be preferred over those operating
in the strong-inversion region. However, performance parameters should be investi-
gated further before we can assess the advantages of operating in the weak-inversion
region.
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TABLE l.- DRIVE ELECTRONICS "CORRECTED" SPOT NOISE [from figs. 8-10]
Clock frequency, kHz 2.5 5 25
Amplifier bandwidth used in measurement, kHz 17 17 17
Uncorrected in-band rms noise (2.5 to 10 Hz),
uV 197.18a 164.32 68.46
Reduced amplifier bandwidth (dc to sampling
frequency)	 (f s ), Hz 62.5 125 625
I
Corrected in-band rms noise (2.5
	 to 10 Hz),
UV 11.96 14.09 13.13
Correc ted spot noise at 2.5 to 10 Hz,
vV/VHz	 4.37c	 5.14	 4.79
a (Uncorrected spot noise at 10 Hz) x (10 - 2.5)1/2
bAssume the new bandwidth to be do to the sampling frequency, f s . Then
the uncorrected in-band rms noise is reduced by the factor,
(17x103/fs)1/2.
Assuming the spot noise is flat from 2.5 to 10 Hz, then corrected spot
noise = (corrected in-band rms noise)/(10 - 2.5)1/2.
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TABLE 2.- INPUT CIRCUIT JOHNSON NOISE
Parameter
Channel 21
(with detector)
Channel 22
(without detector)
RLOAD ( L ) ' Q 1010 4.5x1011
RDETECTOR (RD)' 0'
300 K 75 1.1x1012	 (Eltec Resistor)
77 K 300 1.1x1012	 (Eltec Resistor)
4.9 K 1012 1.1x1012	 (Eltec Resistor)
EFFECTIVE'
300 K 75 3.17x1011
77 K 300 3.17x1011
4.9 K 1010 3.17x1011
FET input capacitance, C, pF 5 5
Noise Bandwidth, Af, Hz
300 K 4.2x108 0.10
77	 K. 1.1x108 0.10
4.9 K 3.18 0.10
Johnson noise, uV /V'Ez-
300 K 1.1x10-3 72.45
77 K 1.1x10-3 36.70
4.9 K 1.64 9.26
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TABLE 4.- CMS MUY "CORRECTED" SPOT NOISE AT ROOM TEMIPERATURE:
STATIC VERSUS DYNAMIC [Vgs = -2.8 V, IDS = 0.79 uA]
Static	 Dynamic, 3.2 kHz
(fig. 27)	 (fig. 29)
Amplifier bandwidth, kHz 1.0
	 I 19.4
Reduced BW cutoff, Hz 80 80
Uncorrected in-band
brms noise 382.50G 124.64
(0.25 -> 10 Hz) ,	 PV
Reduction factors 0.0894 0.0642
Corrected in-band
rms noise 34.21 8.00
(0.25 -> 10 Hz) ,	 PV
Corrected spot noise,e
uV/ z
0.25 Hz 21.47 3.275
0.5	 Hz 8.586 2.569
1	 Hz 4.472 1.926
3	 Hz 1.789 1.798
5	 Hz 0.876 1.862
6	 Hz 0.751 1.991
8	 Hz 0.59 1.862
10	 Hz 0.447 1.734
NOTE
	
STATIC	 Qb DYNAMIC
	
240 µVv/ Hz	 50
30
	
5 µV/z	 AV/-v 	 F0
.25 Hz	 10 Hz
	 .25	 1	 10 Hz
Q [(REDUCED BW CUTOFF)/(BW USED)]'/2
® (REDUCTION FACTOR) x (UNCORRECTED IN-BAND RMS NOISE)
Q (REDUCTION FACTOR) x (UNCORRECTED SPOT NOISE)
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Figure 1.- CMOS :NX chip layout.
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Figure 2.- C.^IOS timing diagram.
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Figure 6.— Drive electronics noise measurement setup.
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Figure 7.- HUX exerciser noise (static): Bt amp = 17.7 kHz; G I = 5, G2 = 10, G3 = 10
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Figure 8.- ,fUX exerciser noise: 2.5 kHz clock; B14	 = 17.7 kHz; G 1 = S, G 2 = 1,
G 3 = 1.
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Figure 9.- MUX exerciser noise: 5 kHz clock; BWamP = 17.7 kHz; G 1 = 5,
GZ
 = 1, G 3
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Figure 10.— .NY exerciser noise: -25 kHz clock; BW p = 17.7 kHz; G 1 = 5, G Z = 1,
G3 = I.
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Figure 11.- MUX exerciser noise (static): BW amp = 17.7 Hz; G i = 100, G 2 = 10,
G 3 = 10.
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Figure 12.— MUX exerciser noise: 4.8 kHz clock; BwamP = 17.7 kHz; G1 = 100, G ,) = 10,
G 3 = 10.
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Figure 13.- Commercial C`40S breadboard test setup.
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Figure 14.- Single-channel commercial CMOS, static mode output — gate voltage
characteristics: Rsource - 10 kS2; room temperature.
37
001
10	 102	 103
II	 it
li	 II
^	 Il
I	 I
i
I I	 ^
I	 II I	 ii
1
.01
1
Hz
Figure 13.- Single-channel commercial CMOS noise, V in = 3.84 V; IDS = 280 u^;
CMOS on; Rest = 10 k2; BWamp = 10 'kHz.
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Figure 16.- Single channel commercial CMOS noise, V in = 3.84 V; C`40S ors;
Fext = 10 kS2; BWamp = 10 kHz.
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VERT.
5V/DIV.
GROUND
(b)
(a) Channel 18 (no detector), T = 300 K (10/22/80): Clock rate = 5 kHz,
RS = 10 kS], Vgate = 3.84 V, I D = 255 -pA.
(b) Channel 19 (with detector), T = 300 K (10/22/80): Clock rate = 5 kHz,
RS = 10 k2, Vgate = 3.84 V, I D = 215 uA.
(c). Channel 20 (no detector), T = 300 K (10/22/80): Clock rate = 5 kHz,
RS = 10 k:Z, Vgate = 3.84 V, I D = 263 uA.
Figure 17.- CBIOS multiplexer output waveform.
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2 V/D IV
-1(	 GND
(d)
(e)
GND
mux
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m^
WAVEFORM
(d) Channels 18, 19, 20, T = 4.9 K (11/6/80): Clock rate = 5 kHz, RS = 10 kQ,
Vbias = 10 V or Vgate = 0.25 V (Channels 18 and 20), Vgate = 1.5 V (Channel 19).0
(e) Channels 18, 19, 20, T = 300 K (5/27/81): Clock rate = 4.8 kHz,
Rs = 10 k^, Vbias = 10 V or V,ate = 10 V (Channels 18, 19, 20).0
Figure 17.- Continued.
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(f)
-* 9 V
.0 3 V
1—GND
(g)
—GND
(r) Channels 20, 21, 22, T = 300 K (6/22/81): ClocK rate = 3.2 kHz,
Rs = 100 k2, Vgate = 1.1 V (Channel 20), Vgate = 3 V (Channels 21
and 22) , Vgate = 10 V (odd inactive channels), Vgate - 0 V
(even inactive channels).
(g) Channels 20, 21, 22, T = 77 K (8/14/81): Clock rate = 3.2 kHz,
Rs = 100 kQ6, Vbias = 6.2 V, Vou t = 3.8 V (Channel 20),
Vout = 4. 9 V (Channel 21), Vout = 7.8 V (Channel 22).
Figure 17.- Concluded.
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Figure 18.- Static and dynamic mode output-input FET gate voltage characteristics:
at room temperature and 4.9 K for Rsource = 10 kn .
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Figure 19.- Static and dynamic mode output-input FET gate voltage characteristics:
at room temperature for Esource - 10, 30, and 100 k:i.
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Figure 20.- C^10S multiplexer noise measurement setup, dynamic mode (onl y 1 channel
shown).
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(a) Frequency range: 0.025 to 10 Hz.
Figure 21.- CMOS NIUX noise (static) — Channel 18: T = 4.9 K, Vgate = 3.0 V,
IDS = 14 uA, BWam9 = 10 kHz.
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(b) Frequency range: 2.5 to 1000 Hz.
Figure 21.- Concluded.
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(a) Frequency range: 0.025 to 10 Hz.
Figure 22.- C`tOS XUY noise (clock rate = 3.2 kHz) — Channel 18: T = 4.9 K,
Vgate = 3.0 V, BWamp = 17.7 kHz.
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(b) Frequency range: 0.25 to 100 Hz.
Figure 22.- Concluded.
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(a) Frequency range: 0.0025 to 1 Hz.
Fiaure 23.- CYOS NfUX noise (clock rate = 320 Hz) — Channel 18: T = 4.9 K,
Vgate = 3.0 V, BWamp = 17.7 kHz.
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(b) Frequency range: 0.025 to 10 Hz.
Figure 23.- Concluded.
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(a) Frequency range: 0.0025 to 1 Hz.
Figure 24.- CMOS `UX noise (clock rate = 32 Hz) — Channel 18: T = 4.9 K, V gaCe = 3.0 V.
BWamp = 17.7 kHz.
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(b) Frequency range: 0.025 to 10 Hz.
Figure 24.- Concluded.
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Fijure 25.- al'OS :4UY noise (static) — inactive channels: room temperature,
BWamp = 10 kHz.
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Figure 26.- CMOS ANY noise (static) — Channel 21: room temperature, BW amp = 10 kHz.
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riaure 27.- C`fOS `UX noise (static) — Channel 22: room temperature, Bldamp = 10 kHz.
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Figure 28.- CMOS H X noise (clock rate = 3.2 kHz) — Channel 21: room temperature,
IDS = 0.14 uA, BWamp = 19.4 kHz.
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Figure 29.- CBIOS SILTY noise (clock rate = 3.2 kHz) — Channel 22: room temperature,
IDS = 0.7 uA, BWamD = 19.4 kHz.
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Figure 30.- CBIOS MUX input FET drain current — voltage (drain-to-source)
characteristics: at various source and first-stage feedback resistances.
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ri;ure 31.- C:IOS `IUY noise (clock rate = 3.2 kHz) — Channel 21: room temperature,
BWamp = 17.7 kHz.
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Figure 32.- C:10S MUY noise (clock rate = 320 Hz) — Channel 21: room temperature,
BWamD = 19.4 kHz.
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Figure 33.- CMOS `UX noise (clock rate = 320 Hz) — Channel 22: room temperature,
BWamp = 19.4 kHz .
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Fi-, ure 34.- CMOS MUM noise (clock rate = 32 Hz) — Channel 21: room temperature,
Swamp = 19.4 kHz.
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Figure 35.- CMOS %f'GX noise (clock rate = 32 Hz) — Channel 22: room temperature,
BWamp = 19.4 'IkHz .
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Figure 36.- C:10S HUX noise (clock rate = 3.2 Hz) — Channel 21: room temperature,
BWamp = 19.4 kHz.
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Figure 37.— CBIOS HUX noise (clock rate = 3.2 Hz) — Channel 22: room temperature,
BW amp = 19.4 kHz.
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1	 1) T = 300K, V9_ S = -1.0 V, fCLK = 32 Hz (FIG. 34)
T = 300K, Vg- , = -1.4V, fCLK = 320 Hz (FIG. 32)
03 T = 300K, 10 µA '< D_S < 400 µA, fCLK = 3200 Hz (FIG, 31)
T = 77K, I D-S = 400 gA, fCLK = 3200 Hz (FIG. 41)
T = 300K, V9 _S = -2.8 V, I D-S = 0.14 WA, fCLK = 3200 Hz (FIG. 28)
T = 300K, V9. 5 = -1.0 V, I D-S = 0.14 µA, fCLK = 3200 Hz (FIG. 28)
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Figure 38.- "Bandwidth-corrected" CMOS multiplexer white noise: Channel 21 (with
detector); dynamic mode.
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1 T = 300K, Vg _ S = -1.0V, fCLK = 320 Hz (FIG. 33)
T = 77K, Vg_S = -1.8V, I D-S = 0.79 uA, fCLK = 3200 Hz (FIG. 40)
C T = 300K, Vg _ S = -0.8V, I D-S = 0.7 uA, fCLK = 3200 Hz (FIG. 29)
\	 ® T = 300K, Vg _ S = -2.8V, I D-S = 0.7 AA, f CLK = 3200 Hz (FIG. 29)
T = 300K, Vg _S = -2.7V, I D _S
 = 0.79 uA, STATIC MODE (FIG. 27)
10
> 2 `.
4
-
--3
5
1	 1	 10	 102
Hz
Figure 39.- "Bandwidth-corrected" CXOS multiplexer white noise and Johnson noise:
Channel 22 (no detector).
•
J
68
10
f y
1
THE
JOHNSON NOISE
ROLLOFF 20 dB/decade
102
1	 1	 10	 102
Hz
Figure 40.- CMOS MUX noise (clock rate = 3.2 kHz) — Channel 22: T = 77 K,
I DS = 0.79 ;iA, Vos
 = -1.8 V, B[J amp
 = 19.4 kHz.
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Figure 41.- CMOS `.'ILT:Y noise (clock rate = 3.2 kHz) — Channel 21: T = 77 K,
IDS = 400 ^., A, BWamp = 17.7 kHz.
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